

IN THE CLAIMS

Please cancel claims 1-14 without prejudice or disclaimer.

Please add claims 23-29.

Listing of Claims:

Claims 1-14 (cancelled)

1 Claim 15 (original) A method for maintaining Translation Lookaside Buffer (TLB)
2 consistency in a system comprising a shared memory and a plurality of processing
3 elements coupled to said shared memory, wherein each of said plurality of processing
4 elements comprises a processing unit, a direct memory access controller and a plurality
5 of attached processing units, wherein each of said plurality of direct memory access
6 controllers comprises a TLB, the method comprising the steps of:

7 invalidating a copy of a page table entry that was updated in a particular TLB of
8 a direct memory access controller associated with a particular processing unit by said
9 particular processing unit;

10 broadcasting a TLB invalidated entry instruction to each of said plurality of
11 processing units other than said particular processing unit by said particular processing
12 unit;

13 determining whether to invalidate any entries in the TLB's associated with each
14 of said plurality of direct memory access controllers other than the direct memory access
15 controller associated with said particular processing unit; and

16 issuing a synchronization instruction to each of said plurality of processing units
17 other than said particular processing unit by said particular processing unit.

1 Claim 16 (original) The method as recited in claim 15, wherein each of said plurality
2 of processing units other than said particular processing unit that received said TLB
3 invalidated entry instruction is configured to search through the entries of said TLB's of

4 its associated direct memory access controllers to determine whether there are any invalid
5 entries in the TLB's associated with each of said plurality of direct memory access
6 controllers other than the direct memory access controller associated with said particular
7 processing unit.

1 Claim 17 (original) The method as recited in claim 15, wherein each of said plurality
2 of direct memory access controllers other than the direct memory access controller
3 associated with said particular processing unit is configured to search through the entries
4 of its associated TLB's to determine whether there are any invalid entries in each of said
5 TLB's associated with each of said plurality of direct memory access controllers other
6 than the direct memory access controller associated with said particular processing unit.

1 Claim 18 (original) The method as recited in claim 16, wherein each of said plurality
2 of processing units other than said particular processing unit invalidates any invalid
3 entries in said TLB's of its associated direct memory access controllers.

1 Claim 19 (original) The method as recited in claim 17, wherein each of said plurality
2 of direct memory access controllers other than the direct memory access controller
3 associated with said particular processing unit invalidates any invalid entries in its
4 associated TLB's.

1 Claim 20 (original) The method as recited in claim 15 further comprising the step of:
2 issuing an acknowledgment to said particular processing unit that any invalid
3 entries were invalidated.

1 Claim 21 (original) The method as recited in claim 20, wherein each of said plurality
2 of processing units other than said particular processing unit issues an acknowledgment
3 to said particular processing unit that any invalid entries in the TLB's associated with
4 each of said plurality of direct memory access controllers other than the direct memory
5 access controller associated with said particular processing unit were invalidated.

1 Claim 22 (original) The method as recited in claim 20, wherein each of said plurality
2 of direct memory access controllers other than the direct memory access controller
3 associated with said particular processing unit issues an acknowledgment to said
4 particular processing unit that any invalid entries in its associated TLB's were
5 invalidated.

1 Claim 23 (new) A system, comprising:

2 a shared memory;

3 a first and a second processing element coupled to said shared memory, wherein said first
4 processing element comprises:

5 a first processing unit, wherein said first processing unit comprises a translation
6 lookaside buffer (TLB);

7 a first direct memory access controller coupled to said first processing unit,
8 wherein said first direct memory access controller comprises a TLB; and

9 a first plurality of attached processing units coupled to said first direct memory
10 access controller;

11 wherein said second processing element comprises:

12 a second processing unit, wherein said second processing unit comprises a TLB;

13 a second direct memory access controller coupled to said second processing unit,
14 wherein said second direct memory access controller comprises a TLB; and

15 a second plurality of attached processing units coupled to said second direct
16 memory access controller;

17 wherein said first processing unit comprises:

18 logic for invalidating a copy of a page table entry that was updated in a TLB in
19 one of said first processing unit and said first direct memory access controller; and

20 logic for broadcasting a TLB invalidated entry instruction to said second
21 processing unit.

1 Claim 24 (new) The system as recited in claim 23, wherein said second processing unit
2 comprises:

3 logic for invalidating any invalid entries in said TLB of one of said second
4 processing unit and said second direct memory access controller.

1 Claim 25 (new) The system as recited in claim 24, wherein said second processing unit
2 comprises:

3 logic for issuing an acknowledgment of invalidating any invalid entries in said
4 TLB of one of said second processing unit and said second direct memory access
5 controller to said first processing unit.

1 Claim 26 (new) The system as recited in claim 25, wherein said first processing unit
2 comprises:

3 logic for issuing one or more synchronization instruction to said second
4 processing unit.

AUS920000796US2

PATENT

Respectfully submitted,

WINSTEAD SECHREST & MINICK P.C.

Attorneys for Applicants

By: 

Kelly K. Kordzik

Reg. No. 36,571

Robert A. Voigt, Jr.

Reg. No. 47,159

P.O. Box 50784
1201 Main Street
Dallas, Texas 75250-0784
(512) 370-2851

AUSTIN_1\227947\1
7047-P406D1